This project implements a 64-bit Arithmetic Logic Unit (ALU) for ARM processors using SystemVerilog, built entirely from multiplexers, decoders, and basic logic gates (AND, OR, XOR, NOT). The ALU ...