Abstract: In this study, we optimized the stacked-NMOS design in 0.13 μm BCD technology to improve ESD performance and overvoltage tolerance. This was achieved by modifying the N + drain junction to ...