Abstract: This paper presents a system-level Verilog-A model for an 8-bit successive approximation register (SAR) capacitance-to-digital converter (CDC). The Verilog-A model provides fast simulation ...
Abstract: This work presents a new analog-to-digital converter (ADC) architecture named programmable converter array (PCA) for multi-standard signal acquisition. Unlike prior reconfigurable ADCs that ...