Abstract: This letter reports multi-level-cell (MLC) operation of ferroelectric FETs (FeFET) arranged in AND-connected memory arrays with a bit-error rate (BER) of 4% ...